Quantum Software Engineering MeetUp 2025



Bridge the Gap Between HPC Systems and Various Quantum Platforms: A Unified Quantum Platform

Amr Elsharkawy, Xiaorang Guo, Martin Schulz

Chair of Computer Architecture and Parallel Systems Technical University of Munich (TUM)

February 24, 2025





Outline

- Background & Motivation
- Unified Quantum Platform
- Novel Quantum Control Processor
- Evaluation
- Conclusion & Future Work



The Munich Quantum Valley: Full-Stack QC Systems

Three technologies; One stack

- Superconducting Qubits
- Neutral-atom Qubits
- Trapped-ion Qubits

Seven Consortia/Coordinated Projects

- Seven core partners
- Several associated projects with different funding organizations (Germany, EU, ...)
- Plus Industrial Partners, Startups, and Lighthouse Projects
- Educational components





The HPCQC Workflow





HPCQC Integration

SW-Level View

- Design of programming models
- Execution Schedulers
- Runtime Environments
- Seamless Integration

HW-Level View

(a) Loose Integration – Standalone
(b) Loose Integration – Co-located
(c) Tight Integration – Co-located
(d) Tight Integration – On-node.





Challenges on the Optimal Way

Cross-Technology Control

NEED

- Each existing backends only supports specific physical modality
- Demand an individual compiler for each backend controller

Communication Overhead for Conditional Logics

- Hybrid algorithms need large amount of communications between quantum and classical processors
 - Mid-circuit measurement & Feedforward logic
- Eat away quantum advantages
- Worse case: Exceeds coherence time

Unified platform (Software environment & Control Processor) to dampen the overhead and achieve cross-technology control



Targeting Layers

Software Stack	Quantum Algorithm		
	Quantum Programming Language		
	Quantum Compilation Toolchain		Executable
Quantun	Quantum Instruction Set Architecture	◄	Instructions
Processo	r Microarchitecture		Operations
Interfac	Interface Signal Generation and Readout Device		- D
Backen	Quantum Processing Unit (QPU)	◄┛	Pulses



Unified Quantum Platform – Overview

Software Stack (SWST)	Software Stack (SWST)			Software Stack (SWST)	
Runtime Environment (RT)	RT-1	RT-2	RT-3	Unified Runtime Environment	
Interface: Instruction Set Architecture (ISA)	ISA-1	ISA-2	ISA-3	Unified Instruction Set Architecture	
Quantum Control Processor (QCP)	QCP-1	QCP-2	QCP-3	UQCP UQCP UQCP	
Arbitrary Wave Generator (AWG)	AWG	AWG	AWG	AWG AWG	
Quantum A A A A A A A A A A A A A A A A A A					



Unified Quantum Platform – Architecture





Unified Quantum Platform – Unified Runtime Environment

Map Quantum Intermediate Representation to Binary Instructions

- Takes care of scheduling instruction ("e.g., timing)
- Takes care of allocating memory ("e.g., registers)
- Generate the binary instructions
 - Map to hybrid (classic and quantum) instructions according to customized ISA

Work-in-progress

- Develop an internal representation that accommodates the hybrid instructions
- Investigate hybrid classical-quantum execution protocols/workflows.



Unified Quantum Platform – Unified Instruction Set Architecture

Current Features

- Hybrid Instruction Set
- Mixed length of instructions
 - Standard 32-bit instructions
 - Special Long instructions (128 bits)
- Fine-grained qubit control
- Mixed addressing mode: Immediate & Sliding Mask
- Support superconducting qubits & neutral atoms

Туре	Function	Pseudoinstruction	Description				
	original eQASM [5]						
Classical	Control	CMP Rs,Rt	Compare registers Rs and Rt, and store the result in the comparison flag.				
		BR <comp.flag>, offset</comp.flag>	If the specified flag is "1", jump to address PC + offset.				
		FBR <comp.flag>,Rd</comp.flag>	Fetch the specified flag register to register Rd.				
	Data Transfer	Load & Store with different subtypes.					
		FMR Rd, Qi	Fetch the latest measurement result of qubit i (Qi) into the register Rd.				
	ALU	AND/OR/XOR/ADD/SUB Rd, Rs, Rt	Arithmetic and logical operations				
Quantum	Waiting	QWAIT Imm	Specify a time interval (clock cycles) of waiting indicated by Imm.				
		QWAITR Rs	Specify a time interval of waiting indicated by register Rs.				
	Q.Bundle	[PI,] Q_Op, <target registers="">,</target>	Apply gate operations (maximum two) on specified qubit targets after				
		(Q_Op, <target registers="">)</target>	a time interval indicated by PI (default equals 0).				
Extended Instructions							
	Control	J Offset	Unconditional jump to address PC + offset.				
Classical		END	Indicate the end of the program.				
Classical	Histogram	SRA	Start to fetch the measurement result and accumulate it in the histogram.				
		FHR Rt	Fetch the top M results from the histogram into memory address Rt.				
Quantum	Target Register (single-qubit)	SMSO Sd, <offset>, <qubit list=""></qubit></offset>	Set a mask for single-qubit operations, and store it into single-qubit target				
			register Sd.				
		SMSOL Sd(l), <offset>, <qubit list=""></qubit></offset>	Set a long mask for single-qubit operations, and store it into single-qubit				
			register Sd(l) (long instruction).				
	Target Register (two-qubit)	SITO Td, <offset>,<source/>,<target></target></offset>	Set an immediate value (source and target) for two-qubit operations, and				
			store it into two-qubit register Td.				
		SITOL Td(l), <offset>, <qubit pairs=""></qubit></offset>	Set an immediate value (up to seven qubit pairs) for two-qubit operations.				
			Then store the indexes into two-qubit register Td(l) (long instruction).				
	Bit manipulation	QSet Sd/Td, <bit index="">, 1/0</bit>	Set the specific bit of quantum register to 1 or 0.				
		Special for Net	utral Atoms				
Initialization	Image Fetch	IIF	Start to fetch the atom image into the memory				
	Atom Detection	IAD	Start to detect the atom positions and occupancy				
	Atom Sorting	IAS	Start to sort (rearrange) atoms to a defect-free target				
	Atom Moving	IAM	Start to send control signals				



Unified Quantum Platform – Unified Quantum Control Processor

Features

- Built on HiSEP-Q (A Highly Scalable and Efficient Quantum Control Processor for Superconducting Qubits)
 - QCP designed for superconducting qubits
- Technology-shared logics + Specialized acceleration block
- Switch control to change the modality

Example with Neutral-Atom Application







Microarchitecture – Processing Core





Evaluation - Experiment Setup

Dataset (Quantum Circuits)

- Munich Quantum Toolkit (MQT) Bench Workflow experiments
- Real quantum circuit: Grover's operator (GO) &
 Synthetic circuits QCP experiments

Hardware Setup

- Operating System: Linux
- CPU: 13th Gen Intel(R) Core(TM) i9- 13900HX
- FPGA : Xilinx ZCU216 & Pynq Z2







Evaluation - Workflow Verification I





Evaluation - Workflow Verification II

Mapping Workflow

- a) Quantum circuits representing bell state in giskit
- b) Corresponding QIR implementation
 - Each instruction is represented by an external function call to the backend runtime library
- c) Binary instructions
- d) Waveform generation
 - By the control logics on FPGA



Qiskit Representation	Binary Instruction Representation
N/A	01000000000000000000000000000000000000
circuit h(0)	01010000000000000000000000000000000000
eneurt.n(0)	10000011110000000000000000000000000000
circuit $cx(0, 1)$	01011001000000000000000000000000000000
circuit.ex(0, 1)	10000100001000000000000000000000000000
	01010000000100000000000000000000000000
	10000001110000100000000000000000000000
circuit measure([0, 11, [0, 11]))	00101010000000000000000000000000000000
	01010000001000000000000000000000000000
	10000001110001000000000000000000000000
	00101010000000000000000000000000000000



Evaluation - Memory and Time Performance

- Super-linearly scales with the number of qubits (size of quantum codes)
- Software infrastructure can expand to accommodate this growth without facing exponential increases in resource
- Guarantee for the usability in larger and more complex quantum algorithms





Evaluation – QISA Efficiency

- Comparing with state-of-the-art works [2] using 100 qubits (exclude eQASM, as 100 qubits are not supported).
- Four datasets: GO and synthetic quantum circuits with varied gate density.
 - Gate density : (the degree of the available gates implemented in the circuits at the same time)
- 62% improvement in real quantum circuit
- Average 28% improvement in synthetic circuits





Evaluation – QISA Scalability

Scalability performance

Ē

- Two datasets: GO and synthetic quantum circuits with 50% gate density.
- HiSEP-Q: Logarithmic increase
 - Trend of increase is significantly lower than QUASAR





Evaluation - Microarchitecture

Zynq SoC implementation

Ę

- Constant power consumption
- Negligible overhead of onboard histogram
- Logarithmically increased resource utilization with number of qubits
 - Only 30% of LUT and 15% of LUTRAM, when testing with 96 qubits





Conclusion & Outlook

Conclusion

- We implemented an abstraction layer needed to realize a unified quantum platform
 - A novel unified runtime library
 - A unified hybrid ISA and QCP
- Comprehensive workflow verification
- The first idea of a unified and open quantum platform and to implement it within a tight HPCQC integration setup

Future work:

- Extension & optimization of the ISA and corresponding QCP
- Extension of the execution/runtime environment.

Contact:

Xiaorang Guo

xiaorang.guo@tum.de

https://www.ce.cit.tum.de/caps/startseite/

